Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Image segmentation and pattern matching based FPGA/ASIC implementation architecture of real-time object tracking.

K. Yamaoka, T. Morimoto, H. Adachi, T. Koide, and H. Mattausch. ASP-DAC, page 176-181. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tetsushi Hirano

Tetsushi Harada

Other publications of authors with the same name

Application of Multi-ported CAM for Parallel Coding.T. Kumaki, Y. Kouno, M. Ishizaki, T. Koide, and H. Mattausch. APCCAS, page 1859-1862. IEEE, (2006)Gate Array Placement Based on Mincut, Partitioning with Path Delay Constraints.S. Wakabayashi, H. Kusumoto, H. Mishima, T. Koide, and N. Yoshida. ISCAS, page 2059-2062. IEEE, (1993)A Verification Algorithm for Logic Circuits with Internal Variables.T. Nakaoa, S. Wakabayashi, T. Koide, and N. Yoshida. ISCAS, page 1920-1923. IEEE, (1995)Domain Adaptation with L2 constraints for classifying images from different endoscope systems.T. Tamaki, S. Sonoyama, T. Kurita, T. Hirakawa, B. Raytchev, K. Kaneda, T. Koide, S. Yoshida, H. Mieno, S. Tanaka and 1 other author(s). CoRR, (2016)Boundary-Active-Only Adaptive Power-Reduction Scheme for Region-Growing Video-Segmentation.T. Morimoto, H. Adachi, O. Kiriyama, T. Koide, and H. Mattausch. IEICE Trans. Inf. Syst., 89-D (3): 1299-1302 (2006)Associative Memory for Nearest-Hamming-Distance Search Based on Frequency Mapping.H. Mattausch, W. Imafuku, A. Kawabata, T. Ansari, M. Yasuda, and T. Koide. IEEE J. Solid State Circuits, 47 (6): 1448-1459 (2012)A Scalable Massively Parallel Processor for Real-Time Image Processing.T. Kurafuji, M. Haraguchi, M. Nakajima, T. Nishijima, T. Tanizaki, H. Yamasaki, T. Sugimura, Y. Imai, M. Ishizaki, T. Kumaki and 9 other author(s). IEEE J. Solid State Circuits, 46 (10): 2363-2373 (2011)Acceleration of arithmetic processing with CAM-based massive-parallel SIMD matrix core.K. Kageyama, K. Watanabe, A. Hamai, T. Kumaki, and T. Koide. MWSCAS, page 486-489. IEEE, (2020)A new global routing algorithm for over-the-cell routing in standard cell layouts.T. Koide, S. Wakabayashi, and N. Yoshida. EURO-DAC, page 116-121. IEEE Computer Society, (1993)An Image Analysis Method for Lettuce Leaf and Root Growth Analysis in Hydroponic Culture.T. Okamoto, Y. Sakane, T. Koide, A. Ogawa, M. Komine, C. Sone, Y. Kaneta, Y. Yaji, K. Toyofuku, T. Kamata and 6 other author(s). TENCON, page 467-470. IEEE, (2018)

BibSonomy

Disambiguation of "Koide, Tetsushi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Image segmentation and pattern matching based FPGA/ASIC implementation architecture of real-time object tracking.

Please choose a person to relate this publication to

Tetsushi Hirano

Tetsushi Harada

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Koide, Tetsushi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Image segmentation and pattern matching based FPGA/ASIC implementation architecture of real-time object tracking.

Please choose a person to relate this publication to

Tetsushi Hirano

Tetsushi Harada

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Image segmentation and pattern matching based FPGA/ASIC implementation architecture of real-time object tracking.