( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
29.5 12Gb/s over four balanced lines utilizing NRZ braid clock signaling with 100% data payload and spread transition scheme for 8K UHD intra-panel interfaces.

, , , , , , и . ISSCC, стр. 490-491. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andreas Choi

Chiwon Choi

Bongkyung Choi

Jinsub Choi

Carmen Choi

 

Другие публикации лиц с тем же именем

A 16-Gb/s NRZ Receiver With 0.0019-pJ/bit/dB 1-Tap Charge-Redistribution DFE., , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 904-908 (марта 2023)A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications., , , , , , и . ISSCC, стр. 118-119. IEEE, (2023)A 13-Gb/s Single-Ended NRZ Receiver With 1-Sample Per 2-UI Using Data Edge Sampling for Memory Interfaces., , , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 71 (7): 3328-3332 (июля 2024)A Low-Power Post-LPDDR4 Interface Using AC Termination at RX and an Active Inductor at TX., , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (6): 789-793 (2018)A 4-GHz Ring-Oscillator-Based Digital Sub-Sampling PLL With Energy-Efficient Dual-Domain Phase Detector., , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (7): 2734-2743 (июля 2023)A 15 Gb/s Non-Return-to-Zero Transmitter With 1-Tap Pre-Emphasis Feed-Forward Equalizer for Low-Power Ground Terminated Memory Interfaces., , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2737-2741 (2022)A 0.385-pJ/bit 10-Gb/s TIA-Terminated Di-Code Transceiver with Edge-Delayed Equalization, ECC, and Mismatch Calibration for HBM Interfaces., , , , , , и . ISSCC, стр. 1-3. IEEE, (2022)A 4-nm 1.15 TB/s HBM3 Interface With Resistor-Tuned Offset Calibration and In Situ Margin Detection., , , , , , , , , и 7 other автор(ы). IEEE J. Solid State Circuits, 59 (1): 231-242 (января 2024)PAM-4 Receiver With 1-Tap DFE Using Clocked Comparator Offset Instead of Threshold Voltages for Improved LSB BER Performance., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (5): 1907-1916 (мая 2023)Extracting Events from Web Documents for Social Media Monitoring Using Structured SVM., , , и . IEICE Trans. Inf. Syst., 96-D (6): 1410-1414 (2013)