( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders.

, , , , , , , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (10): 3529-3542 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Pier Andrea Francese

Waltraud Pier

Waltraud Pier

Arnold Pier

Jürgen Pier

 

Другие публикации лиц с тем же именем

20.3 A feedforward controlled on-chip switched-capacitor voltage regulator delivering 10W in 32nm SOI CMOS., , , , , , , , , и . ISSCC, стр. 1-3. IEEE, (2015)5 Parallel Prism: A topology for pipelined implementations of convolutional neural networks using computational memory., , , , , и . CoRR, (2019)Design of Time-Encoded Spiking Neural Networks in 7-nm CMOS Technology., , , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (9): 3639-3643 (сентября 2023)DDR4 transmitter with AC-boost equalization and wide-band voltage regulators for thin-oxide protection in 14-nm SOI CMOS technology., , , , , , , , , и 1 other автор(ы). ESSCIRC, стр. 115-118. IEEE, (2017)Parallel Implementation Technique of Digital Equalizer for Ultra-High-Speed Wireline Receiver., , , , , , , , , и 3 other автор(ы). ISCAS, стр. 1-5. IEEE, (2018)A 4.8pJ/b 56Gb/s ADC-Based PAM-4 Wireline Receiver Data-Path with Cyclic Prefix in 14nm FinFET., , , , , , , , , и 6 other автор(ы). A-SSCC, стр. 239-240. IEEE, (2019)A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET., , , , , , , , , и 5 other автор(ы). IEEE J. Solid State Circuits, 55 (1): 38-48 (2020)A 60-Gb/s 1.9-pJ/bit NRZ Optical Receiver With Low-Latency Digital CDR in 14-nm CMOS FinFET., , , , , , , , , и 7 other автор(ы). IEEE J. Solid State Circuits, 53 (4): 1227-1237 (2018)A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET., , , , , , , , , и 7 other автор(ы). IEEE J. Solid State Circuits, 52 (12): 3458-3473 (2017)Efficient Pipelined Execution of CNNs Based on In-Memory Computing and Graph Homomorphism Verification., , , , , и . IEEE Trans. Computers, 70 (6): 922-935 (2021)