( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An all-digital time difference hold-and-replication circuit utilizing a dual pulse ring oscillator.

, , , и . CICC, стр. 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kunihiro Jojima

 

Другие публикации лиц с тем же именем

High-throughput electron beam direct writing of VIA layers by character projection using character sets based on one-dimensional VIA arrays with area-efficient stencil design., , , , , и . ASP-DAC, стр. 255-260. IEEE, (2013)Extension of power supply impedance emulation method on ATE for multiple power domain., , , , , , и . ETS, стр. 1-2. IEEE, (2017)A Pulse Width controlled PLL and its automated design flow., , , и . ICECS, стр. 5-8. IEEE, (2013)Novel technique for minimizing the comparator delay dispersion in 65nm CMOS technology., , , , и . ICECS, стр. 220-223. IEEE, (2011)On-chip resonant supply noise reduction utilizing switched parasitic capacitors of sleep blocks with tri-mode power gating structure., , , , , и . ESSCIRC, стр. 183-186. IEEE, (2011)An all-digital time difference hold-and-replication circuit utilizing a dual pulse ring oscillator., , , и . CICC, стр. 1-4. IEEE, (2013)Optimal Design Method of Sub-Ranging ADC Based on Stochastic Comparator., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (2): 410-424 (2018)Quick power supply noise estimation using hierarchically derived transfer functions., , и . ICECS, стр. 713-716. IEEE, (2002)A high-speed logic circuit family with interdigitated array structure for deep sub-micron IC design., , и . ESSCIRC, стр. 189-192. IEEE, (2003)Shock-wave Transceiver Integration for Mm-wave Active Sensing Applications : Invited Paper., , и . ICICDT, стр. 1-4. IEEE, (2021)