Author of the publication

Architecture of Cobweb-Based Redundant TSV for Clustered Faults.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (7): 1736-1739 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CPCA: An efficient wireless routing algorithm in WiNoC for cross path congestion awareness., , , , , and . Integr., (2019)Architecting a congestion pre-avoidance and load-balanced wireless network-on-chip., , and . J. Parallel Distributed Comput., (2022)A reconfigurable PUF structure with dual working modes based on entropy separation model., , , , , , and . Microelectron. J., (2022)Design of MNU-Resilient latches based on input-split C-elements., , , , , , and . Microelectron. J., (2021)Reliability analysis and comparison of ring-PUF based on probabilistic models., , , , , and . Microelectron. J., (February 2024)Dual-Interlocked-Storage-Cell-Based Double-Node-Upset Self-Recoverable Flip-Flop Design for Safety-Critical Applications., , , , , , , and . ISCAS, page 1-5. IEEE, (2020)Balancing wrapper chains of SoC core based on best interchange decreasing., , and . SoC, page 1-4. IEEE, (2008)A Self-Biased Current Reference Source-Based Pre-Bond TSV Test Solution., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (4): 774-781 (April 2024)Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (3): 472-484 (2021)Design of True Random Number Generator Based on Multi-Stage Feedback Ring Oscillator., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1752-1756 (2022)