From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A Low-Cost Bit-Error-Rate BIST Circuit for High-Speed ADCs Based on Gray Coding., , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 95-A (12): 2415-2423 (2012)A 12-b 40-MS/s Calibration-Free SAR ADC., , , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (3): 881-890 (2018)An Efficient and Effective Methodology to Control Turn-On Sequence of Power Switches for Power Gating Designs., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (10): 1730-1743 (2016)A 0.9-V 11-bit 25-MS/s binary-search SAR ADC in 90-nm CMOS., , , , и . A-SSCC, стр. 69-72. IEEE, (2011)A fast thermal-aware fixed-outline floorplanning methodology based on analytical models., , , , , , и . ICCAD, стр. 1:1-1:8. ACM, (2018)A Systematic Design Methodology of Asynchronous SAR ADCs., , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (5): 1835-1848 (2016)Thermal-Aware Floorplanning and TSV-Planning for Mixed-Type Modules in a Fixed-Outline 3-D IC., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (9): 1652-1664 (2021)Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 21 (4): 624-635 (2013)A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (3): 570-581 (2013)Thermal-Aware Fixed-Outline Floorplanning Using Analytical Models With Thermal-Force Modulation., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (5): 985-997 (2021)