( en | de | ru )

 

Disambiguation of "Miyamori, Takashi"

Author of the publication

copydeleteadd this publication to your clipboard
An evaluation of an energy efficient many-core SoC with parallelized face detection.

, , , , and . ASP-DAC, page 311-316. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takashi Seki

Takashi Iwata

Takashi Tsuno

Takashi Numaguchi

Takashi Ohtsuki

 

Other publications of authors with the same name

A 9.7mW AAC-Decoding, 620mW H.264 720p 60fps Decoding, 8-Core Media Processor with Embedded Forward-Body-Biasing and Power-Gating Circuit in 65nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 262-263. IEEE, (2008)Development of Image Recognition Processor Based on Configurable Processor., , , , , , , , and . J. Robotics Mechatronics, 17 (4): 437-446 (2005)Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture., , , , , , , , and . ICCD, page 2-7. IEEE Computer Society, (2002)A single-chip MPEG-2 codec based on customizable media embedded processor., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 38 (3): 530-540 (2003)A 464GOPS 620GOPS/W heterogeneous multi-core SoC for image-recognition applications., , , , , , , , , and . ISSCC, page 222-223. IEEE, (2012)A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm., , , , , , , , , and 4 other author(s). ISSCC, page 326-327. IEEE, (2010)Architecture and Evaluation of Low Power Many-Core SoC with Two 32-Core Clusters., , , , , , , , , and . IEICE Trans. Electron., 97-C (4): 360-368 (2014)A low power many-core SoC with two 32-core clusters connected by tree based NoC for multimedia applications., , , , , , , , , and . VLSIC, page 150-151. IEEE, (2012)A VLIW Vector Media Coprocessor With Cascaded SIMD ALUs., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1285-1296 (2009)An evaluation of an energy efficient many-core SoC with parallelized face detection., , , , and . ASP-DAC, page 311-316. IEEE, (2014)