( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Variation-Tolerant MRAM-Backed-SRAM Cell for a Nonvolatile Dynamically Reconfigurable FPGA.

, , и . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (6): 573-577 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mohammad Ali Sheikholeslami-Lutz

Reza Sheikholeslami

Bijan Sheikholeslami-Sabzevari

ali

Ali Aassie Ali

 

Другие публикации лиц с тем же именем

A 1-to-6Gb/s phase-interpolator-based burst-mode CDR in 65nm CMOS., , , , и . ISSCC, стр. 154-156. IEEE, (2011)A pattern-guided adaptive equalizer in 65nm CMOS., , , , и . ISSCC, стр. 354-356. IEEE, (2011)Content-addressable memory (CAM) circuits and architectures: a tutorial and survey., и . IEEE J. Solid State Circuits, 41 (3): 712-727 (2006)A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme., , и . IEEE J. Solid State Circuits, 38 (1): 155-158 (2003)Design and Implementation of an On-Demand Maximum-Likelihood Sequence Estimation (MLSE)., , , , и . IEEE Open J. Circuits Syst., (2022)Jump Markov chains and rejection-free Metropolis algorithms., , , , , и . Comput. Stat., 36 (4): 2789-2811 (2021)On-chip measurement of data jitter with sub-picosecond accuracy for 10Gb/s multilane CDRs., , , , и . VLSIC, стр. 1-2. IEEE, (2014)A 3x blind ADC-based CDR for a 20 dB loss channel., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (6): 1658-1667 (2015)A Continuous-Time 0-3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS., , , , и . IEEE J. Solid State Circuits, 49 (12): 2868-2877 (2014)Real-time sound localization using field-programmable gate arrays., , и . ICME, стр. 829-832. IEEE Computer Society, (2003)