From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients., , , , , , и . DAC, стр. 399-404. ACM, (2002)Digital ground bounce reduction by supply current shaping and clock frequency Modulation., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (1): 65-76 (2005)High-Level Power Minimization of Analog Sensor Interface Architectures., , и . Integr. Comput. Aided Eng., 5 (4): 303-314 (1998)Compensation of transmitter IQ imbalance for OFDM systems., , , , , и . ICASSP (2), стр. 325-328. IEEE, (2004)OFDM versus Single Carrier with Cyclic Prefix: a system-based comparison., , , , , и . VTC Fall, стр. 1115-1119. IEEE, (2001)A Single-Package Solution for Wireless Transceivers., , , , , и . DATE, стр. 425-. IEEE Computer Society / ACM, (1999)Digital Ground Bounce Reduction by Phase Modulation of the Clock., , , , , и . DATE, стр. 88-93. IEEE Computer Society, (2004)Modeling of Substrate Noise Generation, Isolation, and Impact for an LC-VCO and a Digital Modem on a Lightly-Doped Substrate., , , , , , и . IEEE J. Solid State Circuits, 41 (9): 2040-2051 (2006)Scalable Gate-Level Models for Power and Timing Analysis., , , , , и . ISCAS, стр. 2938-2941. IEEE, (2007)A 328 μW 5 GHz voltage-controlled oscillator in 90 nm CMOS with high-quality thin-film post-processed inductor., , , , , , , , , и 3 other автор(ы). CICC, стр. 701-704. IEEE, (2004)