( en | de | ru )

 

Disambiguation of "Bernardi, Paolo"

Author of the publication

copydeleteadd this publication to your clipboard
An effective methodology for on-line testing of embedded microprocessors.

, , , and . IOLTS, page 270-275. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Markus Bernardi

Giordano Paolo

Andreas Bernardi

Mirko Bernardi

Mariangela Bernardi

 

Other publications of authors with the same name

Accelerated Analysis of Simulation Dumps through Parallelization on Multicore Architectures., , , , , , , and . DDECS, page 69-74. IEEE, (2021)Improving Stress Quality for SoC Using Faster-than-At-Speed Execution of Functional Programs., , , , , and . VLSI-SoC (Selected Papers), volume 508 of IFIP Advances in Information and Communication Technology, page 130-151. Springer, (2016)SW-based transparent in-field memory testing., , , and . LATS, page 1-6. IEEE Computer Society, (2015)Cumulative embedded memory failure bitmap display & analysis., , , , , , , and . DDECS, page 255-260. IEEE Computer Society, (2010)An Efficient Method for the Test of Embedded Memory Cores during the Operational Phase., , , and . Asian Test Symposium, page 227-232. IEEE Computer Society, (2013)An I-IP based approach for the monitoring of NBTI effects in SoCs., , , , , , and . IOLTS, page 15-20. IEEE Computer Society, (2009)On the in-field test of embedded memories., , , and . IOLTS, page 67-70. IEEE, (2017)An effective methodology for on-line testing of embedded microprocessors., , , and . IOLTS, page 270-275. IEEE Computer Society, (2011)A Novel SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT-Level Descriptions., , , , , and . VTS, page 389-394. IEEE Computer Society, (2008)An Integrated Approach for Increasing the Soft-Error Detection Capabilities in SoCs processors., , , , and . DFT, page 445-453. IEEE Computer Society, (2005)