Author of the publication

LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults.

, , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2938-2951 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Soft-Error-Immune Quadruple-Node-Upset Tolerant Latch., , , , and . IEEE Trans. Aerosp. Electron. Syst., 59 (3): 2621-2632 (June 2023)Design of Double-Upset Recoverable and Transient-Pulse Filterable Latches for Low-Power and Low-Orbit Aerospace Applications., , , , , , , and . IEEE Trans. Aerosp. Electron. Syst., 56 (5): 3931-3940 (2020)Pattern Reorder for Test Cost Reduction Through Improved SVMRANK Algorithm., , , , , , and . IEEE Access, (2020)Design of a Novel Self-Recoverable SRAM Cell Protected Against Soft Errors., , , , , and . DSA, page 497-498. IEEE, (2019)Information Assurance Through Redundant Design: A Novel TNU Error-Resilient Latch for Harsh Radiation Environment., , , , , , , and . IEEE Trans. Computers, 69 (6): 789-799 (2020)Architecture of Cobweb-Based Redundant TSV for Clustered Faults., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (7): 1736-1739 (2020)Two Double-Node-Upset-Hardened Flip-Flop Designs for High-Performance Applications., , , , , , , and . IEEE Trans. Emerg. Top. Comput., 11 (4): 1070-1081 (October 2023)Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS., , , , , , , and . IEEE Trans. Emerg. Top. Comput., 9 (1): 520-533 (2021)Novel Quadruple-Node-Upset-Tolerant Latch Designs With Optimized Overhead for Reliable Computing in Harsh Radiation Environments., , , , , , , , and . IEEE Trans. Emerg. Top. Comput., 10 (1): 404-413 (2022)A Novel TDMA-Based Fault Tolerance Technique for the TSVs in 3D-ICs Using Honeycomb Topology., , , , , , , and . IEEE Trans. Emerg. Top. Comput., 9 (2): 724-734 (2021)