( en | de | ru )

 

Disambiguation of "Cosemans, Stefan"

Author of the publication

copydeleteadd this publication to your clipboard
BTI analysis of SRAM write driver.

, , , , , and . IDT, page 100-105. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stefan Schwärzler

Graphische Modelle im natürlichsprachlichen Mensch-Maschine-Dialog. TU München, (2010)

Stefan Weiß

Deformation quantization of principal fibre bundles and classical gauge theories. Uni Freiburg, (2009)

Stefan Fröhlich

Modellbasierte Fehlererkennung und Diagnose in Echtzeit am Beispiel einer Brennstoffzelle. Uni Kassel, (2009)

Stefan Tripmaker

Verhältnis und Abgrenzung zwischen Steuerhinterziehung und Betrug. Bucerius Law School Hamburg, (2007)

Stefan Kutter

Molekularer Aufbau und Translokationsmechanismus des Cag-Typ-IV-Sekretionssystems von Helicobacter pylori. Uni München, (2009)
 

Other publications of authors with the same name

A 65 nm, 850 MHz, 256 kbit, 4.3 pJ/access, Ultra Low Leakage Power Memory Using Dynamic Cell Stability and a Dual Swing Data Link., , and . IEEE J. Solid State Circuits, 47 (7): 1784-1796 (2012)Design-Technology Space Exploration for Energy Efficient AiMC-Based Inference Acceleration., , , , , , , and . ISCAS, page 1-5. IEEE, (2021)Ultra low power litho friendly local assist circuitry for variability resilient 8T SRAM., , , , , and . DATE, page 1042-1047. IEEE, (2012)Device circuit and technology co-optimisation for FinFET based 6T SRAM cells beyond N7., , , , , , , , , and 2 other author(s). ESSDERC, page 256-259. IEEE, (2017)STT-MRAM cell design with partial source line planes: improving the trade-off between area and series resistance., , , , , and . NVMSA, page 1-6. IEEE, (2015)Mitigation of Sense Amplifier Degradation Using Skewed Design., , , , , and . DATE, page 1614-1617. IEEE, (2020)Hardware-Based Aging Mitigation Scheme for Memory Address Decoder., , , , , , and . ETS, page 1-6. IEEE, (2019)Embedded SRAM design in deep deep submicron technologies., , , , and . ESSCIRC, page 384-391. IEEE, (2007)Demonstration of multilevel multiply accumulate operations for AiMC using engineered a-IGZO transistors-based 2T1C gain cell arrays., , , , , , , , and . IMW, page 1-4. IEEE, (2023)Dedicated technology threshold voltage tuning for 6T SRAM beyond N7., , , , , , , , , and 1 other author(s). ICICDT, page 1-4. IEEE, (2017)