( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems.

, , , , , , и . Des. Autom. Embed. Syst., 10 (2-3): 105-125 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chithra Kumaran Nair

Photodisintegration studies of astrophysically relevant p-nuclei. TU Dresden, (2009)

Indira Käpplinger

Ramya Nair

Banafsheh Nairizi

Jayan Nandanan Nair

 

Другие публикации лиц с тем же именем

An efficient system-on-a-chip design methodology for networking applications., , и . CASES, стр. 212-219. ACM, (2004)SEAS: a system for early analysis of SoCs., , , , , , , и . CODES+ISSS, стр. 150-155. ACM, (2003)Evaluating an information system for policy modeling and uncertainty analysis., , , и . JASIS, 37 (5): 319-330 (1986)Efficient Fault Simulation of CMOS Circuits with Accurate Models., , , , , , и . ITC, стр. 520-529. IEEE Computer Society, (1986)Pragmatism and Care in Engineering Ethics., и . Science and Engineering Ethics, 26 (1): 65-87 (2020)14.1 A Software-Assisted Peak Current Regulation Scheme to Improve Power-Limited Inference Performance in a 5nm AI SoC., , , , , , , , , и 36 other автор(ы). ISSCC, стр. 254-256. IEEE, (2024)AVPGEN-A test generator for architecture verification., , , , , , , , , и 1 other автор(ы). IEEE Trans. Very Large Scale Integr. Syst., 3 (2): 188-200 (1995)A Small Test Generator for Large Designs., , , , и . ITC, стр. 30-40. IEEE Computer Society, (1992)Power-efficient, reliable microprocessor architectures: modeling and design methods., , , , , , , , , и 5 other автор(ы). ACM Great Lakes Symposium on VLSI, стр. 299-304. ACM, (2010)Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system., , , и . IEEE Trans. Very Large Scale Integr. Syst., 5 (1): 82-100 (1997)