( en | de | ru )

 

Disambiguation of "Figueras, Joan"

Author of the publication

copydeleteadd this publication to your clipboard
Diagnosis of Interconnect Full Open Defects in the Presence of Gate Leakage Currents.

, , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (2): 301-312 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Urania Joannou

Demetrios Joannou

Franz-Ruthard Joans

Andra Daniela Joanette

Heinz Joannou

 

Other publications of authors with the same name

Bridging defects resistance in the metal layer of a CMOS process., , and . J. Electron. Test., 8 (1): 35-46 (1996)On Maximizing the Coverage of Catastrophic and Parametric Faults., and . J. Electron. Test., 16 (3): 251-258 (2000)Efficient Production Binning Using Octree Tessellation in the Alternate Measurements Space., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (8): 1386-1395 (2016)Diagnosis of Interconnect Full Open Defects in the Presence of Fan-Out., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (12): 1911-1922 (2011)Experimental Characterization of CMOS Interconnect Open Defects., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (1): 123-136 (2008)A Discussion on Test Pattern Generation for FPGA - Implemented Circuits., , , , and . J. Electron. Test., 17 (3-4): 283-290 (2001)An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family., , , and . J. Electron. Test., 16 (3): 289-299 (2000)Analog Switches in Programmable Analog Devices: Quiescent Defective Behaviours., , , and . J. Electron. Test., 20 (2): 143-153 (2004)IDDQ testing: state of the art and future trends., , , , and . Integr., 26 (1-2): 167-196 (1998)Minimizing the Number of Test Configurations for Different FPGA Families., , , and . Asian Test Symposium, page 363-368. IEEE Computer Society, (1999)