Author of the publication

Diagnosis of Interconnect Full Open Defects in the Presence of Gate Leakage Currents.

, , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (2): 301-312 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Gate Leakage Impact on Full Open Defects in Interconnect Lines., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (12): 2209-2220 (2011)ETS 2016 foreword., , , , and . ETS, page 1. IEEE, (2016)Diagnosis of Interconnect Full Open Defects in the Presence of Gate Leakage Currents., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (2): 301-312 (2013)NIM- a noise index model to estimate delay discrepancies between silicon and simulation., , , , , and . DATE, page 1373-1376. IEEE Computer Society, (2010)Towards a World Without Test Escapes: The Use of Volume Diagnosis to Improve Test Quality., , , , and . ITC, page 1-10. IEEE Computer Society, (2008)Time-dependent Behaviour of Full Open Defects in Interconnect Lines., , , , , and . ITC, page 1-10. IEEE Computer Society, (2008)On Performance Testing with Path Delay Patterns., , and . VTS, page 29-34. IEEE Computer Society, (2007)Full Open Defects in Nanometric CMOS., , , , , and . VTS, page 119-124. IEEE Computer Society, (2008)Defect Oriented Testing for Analog/Mixed-Signal Designs., , , , , , and . IEEE Des. Test Comput., 29 (5): 72-80 (2012)Power Supply Noise in Delay Testing., , , , , , , and . ITC, page 1-10. IEEE Computer Society, (2006)