( en | de | ru )

 

Disambiguation of "Deguchi, Yoshiaki"

Author of the publication

copydeleteadd this publication to your clipboard
Privacy-Aware Data-Lifetime Control NAND Flash System for Right to be Forgotten with In-3D Vertical Cell Processing.

, , , , , , and . A-SSCC, page 231-234. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Masahisa Deguchi

Yoshiaki Ueda

Yoshiaki Uyeyama

Sunami Yoshiaki

 

Other publications of authors with the same name

Endurance-based Dynamic VTHDistribution Shaping of 3D-TLC NAND Flash Memories to Suppress Both Lateral Charge Migration and Vertical Charge De-trap and Increase Data-retention Time by 2.7x., , , and . ESSDERC, page 150-153. IEEE, (2018)MLC/3LC NAND flash SSD cache with asymmetric error reduction huffman coding for tiered hierarchical storage., , and . A-SSCC, page 157-160. IEEE, (2017)Adaptive Artificial Neural Network-Coupled LDPC ECC as Universal Solution for 3-D and 2-D, Charge-Trap and Floating-Gate NAND Flash Memories., , and . IEEE J. Solid State Circuits, 54 (3): 745-754 (2019)Write and Read Frequency-Based Word-Line Batch VTH Modulation for 2-D and 3-D-TLC NAND Flash Memories., , and . IEEE J. Solid State Circuits, 53 (10): 2917-2926 (2018)3-D NAND Flash Value-Aware SSD: Error-Tolerant SSD Without ECCs for Image Recognition., , , and . IEEE J. Solid State Circuits, 54 (6): 1800-1811 (2019)9.1x Error acceptable adaptive artificial neural network coupled LDPC ECC for charge-trap and floating-gate 3D-NAND flash memories., , and . CICC, page 1-4. IEEE, (2018)12× bit-error acceptable, 300× extended data-retention time, value-aware SSD with vertical 3D-TLC NAND flash memories for image recognition., , , and . CICC, page 1-4. IEEE, (2017)Privacy-Aware Data-Lifetime Control NAND Flash System for Right to be Forgotten with In-3D Vertical Cell Processing., , , , , , and . A-SSCC, page 231-234. IEEE, (2019)Layer-by-layer Adaptively Optimized ECC of NAND flash-based SSD Storing Convolutional Neural Network Weight for Scene Recognition., , , and . ISCAS, page 1-5. IEEE, (2018)Error elimination ECC by horizontal error detection and vertical-LDPC ECC to increase data-retention time by 230% and acceptable bit-error rate by 90% for 3D-NAND flash SSDs., , , , and . IRPS, page 7-1. IEEE, (2018)