From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis., и . IEEE Trans. Very Large Scale Integr. Syst., 29 (11): 1824-1837 (2021)Signal-Division-Aware Analog Circuit Topology Synthesis Aided by Transfer Learning., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (11): 3481-3490 (ноября 2023)Deep Reinforcement Learning for Analog Circuit Sizing., и . ISCAS, стр. 1-5. IEEE, (2020)Deep Reinforcement Learning for Analog Circuit Structure Synthesis., и . DATE, стр. 1157-1160. IEEE, (2022)Graph-Grammar-Based Analog Circuit Topology Synthesis., и . ISCAS, стр. 1-5. IEEE, (2019)Advanced Transitive-Closure-Graph-Based Placement Representation for Analog Layout Design., , , и . ICECS, стр. 1-4. IEEE, (2020)Fogging-Effect-Aware Mixed-Signal IC Placement with Reinforcement Learning., , , и . ISCAS, стр. 2895-2899. IEEE, (2022)Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (12): 5138-5151 (2022)Reinforcement-Learning-based Mixed-Signal IC Placement for Fogging Effect Control., , , и . ISQED, стр. 127-132. IEEE, (2022)An Automated Topology Synthesis Framework for Analog Integrated Circuits., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4325-4337 (2020)