( en | de | ru )

 

Disambiguation of "Francese, Pier Andrea"

Author of the publication

copydeleteadd this publication to your clipboard
A 24-to-72GS/s 8b time-interleaved SAR ADC with 2.0-to-3.3pJ/conversion and >30dB SNDR at nyquist in 14nm CMOS FinFET.

, , , , , , , , , and . ISSCC, page 358-360. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pier Andrea Francese

Waltraud Pier

Waltraud Pier

Arnold Pier

Bernhard Pier

 

Other publications of authors with the same name

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 55 (1): 38-48 (2020)5 Parallel Prism: A topology for pipelined implementations of convolutional neural networks using computational memory., , , , , and . CoRR, (2019)20.3 A feedforward controlled on-chip switched-capacitor voltage regulator delivering 10W in 32nm SOI CMOS., , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)Design of Time-Encoded Spiking Neural Networks in 7-nm CMOS Technology., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (9): 3639-3643 (September 2023)DDR4 transmitter with AC-boost equalization and wide-band voltage regulators for thin-oxide protection in 14-nm SOI CMOS technology., , , , , , , , , and 1 other author(s). ESSCIRC, page 115-118. IEEE, (2017)Parallel Implementation Technique of Digital Equalizer for Ultra-High-Speed Wireline Receiver., , , , , , , , , and 3 other author(s). ISCAS, page 1-5. IEEE, (2018)A 4.8pJ/b 56Gb/s ADC-Based PAM-4 Wireline Receiver Data-Path with Cyclic Prefix in 14nm FinFET., , , , , , , , , and 6 other author(s). A-SSCC, page 239-240. IEEE, (2019)A 60-Gb/s 1.9-pJ/bit NRZ Optical Receiver With Low-Latency Digital CDR in 14-nm CMOS FinFET., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 53 (4): 1227-1237 (2018)A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 52 (12): 3458-3473 (2017)Efficient Pipelined Execution of CNNs Based on In-Memory Computing and Graph Homomorphism Verification., , , , , and . IEEE Trans. Computers, 70 (6): 922-935 (2021)