( en | de | ru )

 

Disambiguation of "Garg, Siddharth"

Author of the publication

copydeleteadd this publication to your clipboard
Adversarial Perturbation Attacks on ML-based CAD: A Case Study on CNN-based Lithographic Hotspot Detection.

, , , , , , , and . ACM Trans. Design Autom. Electr. Syst., 25 (5): 48:1-48:31 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Neil Garg

Siddharth Kaza

Siddharth Nanguneri

Siddharth Hegde

Siddharth Ray

 

Other publications of authors with the same name

Impact of manufacturing process variations on performance and thermal characteristics of 3D ICs: Emerging challenges and new solutions., , and . ISCAS, page 541-544. IEEE, (2013)Analysis and evaluation of greedy thread swapping based dynamic power management for MPSoC platforms., , , and . ISQED, page 617-624. IEEE, (2012)Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective., , , and . DAC, page 818-821. ACM, (2009)EmPower: FPGA based emulation of dynamic power management algorithms for multi-core systems on chip (abstract only)., , , and . FPGA, page 266. ACM, (2012)TrojanZero: Switching Activity-Aware Design of Undetectable Hardware Trojans with Zero Power and Area Footprint., , , , , , and . CoRR, (2018)System-level process variability analysis and mitigation for 3D MPSoCs., and . DATE, page 604-609. IEEE, (2009)Robust heterogeneous data center design: a principled approach., , and . SIGMETRICS Perform. Evaluation Rev., 39 (3): 28-30 (2011)Computing in the Dark Silicon Era: Current Trends and Research Challenges., and . IEEE Des. Test, 34 (2): 8-23 (2017)Fairness via In-Processing in the Over-parameterized Regime: A Cautionary Tale with MinDiff Loss., , , , , and . Trans. Mach. Learn. Res., (2023)Process-Driven Variability Analysis of Single and Multiple Voltage-Frequency Island Latency-Constrained Systems., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (5): 893-905 (2008)