Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Sequential DCT coefficients estimation for postprocessing of DCT-coded image sequence., and . SIP, page 329-333. IASTED/ACTA Press, (2001)Polygonal mesh data compression based on triangular lattice structuring and wavelet transform., , , and . ICIP (2), page 241-244. IEEE, (2002)An efficient coding for 3-d geometry data based on surface simplification and wavelet transform., , , , and . ICIP, page 3265-3270. IEEE, (2004)Guidelines for symmetric threshold voltage in tunnel FinFETs with single and dual metal gate electrodes., , , , , , , , , and 5 other author(s). ESSDERC, page 202-205. IEEE, (2013)Variation behavior of tunnel-FETs originated from dopant concentration at source region and channel edge configuration., , , , , , , , , and 1 other author(s). ESSDERC, page 278-281. IEEE, (2014)Analysis of charge-to-hot-carrier degradation in Ge pFinFETs., , , , and . IRPS, page 1-4. IEEE, (2020)Wavelet Coding of Structured Geometry Data on Triangular Lattice Plane Considering Rate-Distortion Properties., , and . IEICE Trans. Inf. Syst., 87-D (5): 1238-1246 (2004)Arbitrarily Shaped Video Object Coding with Variable Blocksize Motion Compensation., , and . SIP, page 195-200. IASTED/ACTA Press, (2003)A 151mm2 64Gb MLC NAND flash memory in 24nm CMOS technology., , , , , , , , , and 32 other author(s). ISSCC, page 198-199. IEEE, (2011)A 151-mm2 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology., , , , , , , , , and 32 other author(s). IEEE J. Solid State Circuits, 47 (1): 75-84 (2012)