( en | de | ru )

 

Disambiguation of "Kanagawa, Naoaki"

Author of the publication

copydeleteadd this publication to your clipboard
A 151mm2 64Gb MLC NAND flash memory in 24nm CMOS technology.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 198-199. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kanagawa, Naoaki
add a person with the name Kanagawa, Naoaki
 

Other publications of authors with the same name

A 19 nm 112.8 mm2 64 Gb Multi-Level Flash Memory With 400 Mbit/sec/pin 1.8 V Toggle Mode Interface., , , , , , , , , and 22 other author(s). IEEE J. Solid State Circuits, 48 (1): 159-167 (2013)A 19nm 112.8mm2 64Gb multi-level flash memory with 400Mb/s/pin 1.8V Toggle Mode interface., , , , , , , , , and 45 other author(s). ISSCC, page 422-424. IEEE, (2012)A 113mm2 32Gb 3b/cell NAND flash memory., , , , , , , , , and 28 other author(s). ISSCC, page 242-243. IEEE, (2009)A 512Gb 3b/Cell 3D flash memory on a 96-word-line-layer technology., , , , , , , , , and 54 other author(s). ISSCC, page 336-338. IEEE, (2018)A 128Gb 1-bit/Cell 96-Word-Line-Layer 3D Flash Memory to Improve the Random Read Latency With tProg = 75 μs and tR = 4 μs., , , , , , , , , and 14 other author(s). IEEE J. Solid State Circuits, 56 (1): 225-234 (2021)A 1Tb 3b/Cell 3D-Flash Memory of more than 17Gb/mm2 bit density with 3.2Gbps interface and 205MB/s program throughput., , , , , , , , , and 10 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)A 151-mm2 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology., , , , , , , , , and 32 other author(s). IEEE J. Solid State Circuits, 47 (1): 75-84 (2012)A 151mm2 64Gb MLC NAND flash memory in 24nm CMOS technology., , , , , , , , , and 32 other author(s). ISSCC, page 198-199. IEEE, (2011)13.5 A 128Gb 1b/Cell 96-Word-Line-Layer 3D Flash Memory to Improve Random Read Latency with tPROG=75µs and tR=4µs., , , , , , , , , and 13 other author(s). ISSCC, page 226-228. IEEE, (2020)