( en | de | ru )

 

Disambiguation of "Watanabe, Yoshihisa"

Author of the publication

copydeleteadd this publication to your clipboard
A 151-mm2 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 47 (1): 75-84 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wataru Watanabe

Rie Watanabe

Norihiro Watanabe

Shigeo Watanabe

Shigeo Watanabe

 

Other publications of authors with the same name

A 56-nm CMOS 99-mm2 8-Gb Multi-Level NAND Flash Memory With 10-MB/s Program Throughput., , , , , , , , , and 25 other author(s). IEEE J. Solid State Circuits, 42 (1): 219-232 (2007)A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput., , , , , , , , , and 25 other author(s). ISSCC, page 507-516. IEEE, (2006)A 151mm2 64Gb MLC NAND flash memory in 24nm CMOS technology., , , , , , , , , and 32 other author(s). ISSCC, page 198-199. IEEE, (2011)Blind Channel Shortening for Block Transmission of Correlated Signals., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (11): 3095-3103 (2008)A 151-mm2 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology., , , , , , , , , and 32 other author(s). IEEE J. Solid State Circuits, 47 (1): 75-84 (2012)7.1 A low-power 64Gb MLC NAND-flash memory in 15nm CMOS technology., , , , , , , , , and 17 other author(s). ISSCC, page 1-3. IEEE, (2015)A Low Power 64 Gb MLC NAND-Flash Memory in 15 nm CMOS Technology., , , , , , , , , and 17 other author(s). IEEE J. Solid State Circuits, 51 (1): 196-203 (2016)