( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology.

, , , , , и . IEEE J. Solid State Circuits, 54 (10): 2812-2822 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sungjune Park

Rosemary Park

Jinhyung Park

Kwan Park

Shinja Park

 

Другие публикации лиц с тем же именем

A 2.44-pJ/b 1.62-10-Gb/s Receiver for Next Generation Video Interface Equalizing 23-dB Loss With Adaptive 2-Tap Data DFE and 1-Tap Edge DFE., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (10): 1295-1299 (2018)A 4-to-20Gb/s 1.87pJ/b Referenceless Digital CDR With Unlimited Frequency Detection Capability in 65nm CMOS., , , , , , и . VLSI Circuits, стр. 194-. IEEE, (2019)A 2.5-28 Gb/s Multi-Standard Transmitter With Two-Step Time-Multiplexing Driver., , , , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (12): 1927-1931 (2019)Analysis of Stochastic Phase-Frequency Detector in 2x Oversampling Clock and Data Recovery., и . IEEE Trans. Circuits Syst. II Express Briefs, 71 (4): 1844-1848 (апреля 2024)A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology., , , , , и . IEEE J. Solid State Circuits, 54 (10): 2812-2822 (2019)A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn control., , и . CICC, стр. 1-4. IEEE, (2017)Design Techniques for 48-Gb/s 2.4-pJ/b PAM-4 Baud-Rate CDR With Stochastic Phase Detector., , , , и . IEEE J. Solid State Circuits, 57 (10): 3014-3024 (2022)A 0.36 pJ/bit, 0.025 mm2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (9): 1393-1403 (2016)8 An Output-Bandwidth-Optimized 200Gb/s PAM-4 100Gb/s NRZ Transmitter with 5-Tap FFE in 28nm CMOS., , , , , , , и . ISSCC, стр. 128-130. IEEE, (2021)A 6.7-11.2 Gb/s, 2.25 pJ/bit, Single-Loop Referenceless CDR With Multi-Phase, Oversampling PFD in 65-nm CMOS., , , , и . IEEE J. Solid State Circuits, 53 (10): 2982-2993 (2018)