Author of the publication

Parallel Programming of Resistive Cross-point Array for Synaptic Plasticity.

, , , , , , , , , and . BICA, volume 41 of Procedia Computer Science, page 126-133. Elsevier, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3067-3080 (2018)Two-Way Transpose Multibit 6T SRAM Computing-in-Memory Macro for Inference-Training AI Edge Chips., , , , , , , , , and 15 other author(s). IEEE J. Solid State Circuits, 57 (2): 609-624 (2022)ENNA: An Efficient Neural Network Accelerator Design Based on ADC-Free Compute-In-Memory Subarrays., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (1): 353-363 (January 2023)Hardware-aware Quantization/Mapping Strategies for Compute-in-Memory Accelerators., , and . ACM Trans. Design Autom. Electr. Syst., 28 (3): 34:1-34:23 (2023)Achieving High In Situ Training Accuracy and Energy Efficiency with Analog Non-Volatile Synaptic Devices., , , , and . ACM Trans. Design Autom. Electr. Syst., 27 (4): 37:1-37:19 (2022)Metal-Oxide RRAM., , , , , , , , and . Proc. IEEE, 100 (6): 1951-1970 (2012)XOR-CIM: Compute-In-Memory SRAM Architecture with Embedded XOR Encryption., , , , and . ICCAD, page 77:1-77:6. IEEE, (2020)Design of Ferroelectric-Metal Field-Effect Transistor for Multi-Level-Cell 3D NAND Flash., , , , and . IMW, page 1-4. IEEE, (2023)A Technology Path for Scaling Embedded FeRAM to 28nm with 2T1C Structure., , , , , and . IMW, page 1-4. IEEE, (2021)Cryogenic Performance for Compute-in-Memory Based Deep Neural Network Accelerator., , , , , and . ISCAS, page 1-4. IEEE, (2021)