( en | de | ru )

 

Disambiguation of "Ferriss, Mark A."

Author of the publication

copydeleteadd this publication to your clipboard
An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS.

, , , , , , , , , , and . VLSIC, page 176-177. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mark A Nusselein

Mark A Awabdy

Mark A Nusselein

Mark Yampolsky

Maßnahmen zur Sicherung von E2E-QoS bei verketteten Diensten. Uni München, (2009)

Mark Schütte

Crf2 - ein neues Antigen von Aspergillus fumigatus. TU Braunschweig, (2009)
 

Other publications of authors with the same name

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 55 (6): 1516-1529 (2020)A 14 mW Fractional-N PLL Modulator With a Digital Phase Detector and Frequency Switching Scheme., and . IEEE J. Solid State Circuits, 43 (11): 2464-2471 (2008)10.8 A 12-to-26GHz fractional-N PLL with dual continuous tuning LC-D/VCOs., , , , and . ISSCC, page 196-198. IEEE, (2016)Indirect performance sensing for on-chip analog self-healing via Bayesian model fusion., , , , , , , , , and 4 other author(s). CICC, page 1-4. IEEE, (2013)An Integral Path Self-Calibration Scheme for a Dual-Loop PLL., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 48 (4): 996-1008 (2013)An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS., , , , , , , , , and 1 other author(s). VLSIC, page 176-177. IEEE, (2012)Indirect phase noise sensing for self-healing voltage controlled oscillators., , , , , , and . CICC, page 1-4. IEEE, (2011)A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme., and . ISSCC, page 352-608. IEEE, (2007)A fractional-N PLL modulator with flexible direct digital phase modulation., , and . CICC, page 49-52. IEEE, (2009)A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS., , , , , , , , , and 5 other author(s). CICC, page 1-4. IEEE, (2012)