( en | de | ru )

 

Disambiguation of "Sylvester, Dennis"

Author of the publication

copydeleteadd this publication to your clipboard
A 224 PW 260 PPM/°C Gate-Leakage-Based Timer for Ultra-Low Power Sensor Nodes with Second-Order Temperature Dependency Cancellation.

, , , , , , , and . VLSI Circuits, page 117-118. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sylvester Dinkel

Sylvester Lindemann

Gerd Sylvester

Hanns Sylvester

Sylvester Kettner

 

Other publications of authors with the same name

CAS-FEST 2010: Mitigating Variability in Near-Threshold Computing., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (1): 42-49 (2011)Robust Clock Network Design Methodology for Ultra-Low Voltage Operations., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (2): 120-130 (2011)Centip3De: A 64-Core, 3D Stacked Near-Threshold System., , , , , , , , , and 5 other author(s). IEEE Micro, 33 (2): 8-16 (2013)A 1.85fW/bit ultra low leakage 10T SRAM with speed compensation scheme., , , , , and . ISCAS, page 69-72. IEEE, (2011)Early detection of oxide breakdown through in situ degradation sensing., , , , , , and . ISSCC, page 190-191. IEEE, (2010)Timing error correction techniques for voltage-scalable on-chip memories., , and . ISCAS (4), page 3563-3566. IEEE, (2005)Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells., , , , , , , , , and . ISSCC, page 288-289. IEEE, (2010)An oscillator collapse-based comparator with application in a 74.1dB SNDR, 20KS/s 15b SAR ADC., , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)21.6 A 12nW always-on acoustic sensing and object recognition microsystem using frequency-domain feature extraction and SVM classification., , , , , , and . ISSCC, page 362-363. IEEE, (2017)Variation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-T SRAMs., , , , and . ISLPED, page 145-150. IEEE/ACM, (2011)