From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 22 to 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS Process.

S. Chu, W. Bae, G. Jeong, S. Jang, S. Kim, J. Joo, G. Kim, и D. Jeong. IEEE J. Solid State Circuits, 50 (11): 2603-2612 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jin-Woo Bae

Seong-Woo Bae

Ulrich Rhamm

Gérard de Rham

Soonil Bae

Другие публикации лиц с тем же именем

A 10-Gb/s 6-Vpp differential modulator driver in 65-nm CMOS.Y. Kim, W. Bae, и D. Jeong. ISCAS, стр. 1869-1872. IEEE, (2014)A 0.36 pJ/bit, 0.025 mm2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology.W. Bae, G. Jeong, K. Park, S. Cho, Y. Kim, и D. Jeong. IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (9): 1393-1403 (2016)A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn control.K. Park, W. Bae, и D. Jeong. CICC, стр. 1-4. IEEE, (2017)BAG2: A process-portable framework for generator-based AMS circuit design.E. Chang, J. Han, W. Bae, Z. Wang, N. Narevsky, B. Nikolic, и E. Alon. CICC, стр. 1-8. IEEE, (2018)A 20 Gb/s 0.4 pJ/b energy-efficient transmitter driver architecture utilizing constant Gm.G. Jeong, S. Chu, Y. Kim, S. Jang, S. Kim, W. Bae, S. Cho, H. Ju, и D. Jeong. A-SSCC, стр. 1-4. IEEE, (2015)A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET.S. Bailey, J. Han, P. Rigge, R. Lin, E. Chang, H. Mao, Z. Wang, C. Markley, A. Izraelevitz, A. Wang и 21 other автор(ы). A-SSCC, стр. 285-288. IEEE, (2018)A 5-GHz subharmonically injection-locked all-digital PLL with complementary switched injection.S. Cho, S. Kim, M. Choo, J. Lee, H. Ko, S. Jang, S. Chu, W. Bae, Y. Kim, и D. Jeong. ESSCIRC, стр. 384-387. IEEE, (2015)4.3 An Eight-Core 1.44GHz RISC-V Vector Machine in 16nm FinFET.C. Schmidt, J. Wright, Z. Wang, E. Chang, A. Ou, W. Bae, S. Huang, A. Flynn, B. Richards, K. Asanovic и 2 other автор(ы). ISSCC, стр. 58-60. IEEE, (2021)A Variation-Tolerant, Sneak-Current-Compensated Readout Scheme for Cross-Point Memory Based on Two-Port Sensing Technique.W. Bae, K. Yoon, T. Song, и B. Nikolic. IEEE Trans. Circuits Syst. II Express Briefs, 65-II (12): 1839-1843 (2018)A Real-Time, 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET.A. Wang, W. Bae, J. Han, S. Bailey, O. Ocal, P. Rigge, Z. Wang, K. Ramchandran, E. Alon, и B. Nikolic. IEEE J. Solid State Circuits, 54 (7): 1993-2008 (2019)

BibSonomy

Disambiguation