Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Scaled FinFETs Connected by Using Both Wafer Sides for Routing via Buried Power Rails., , , , , , , , , and 34 other author(s). VLSI Technology and Circuits, page 284-285. IEEE, (2022)Isolation of nanowires made on bulk wafers by ground plane doping., , , , , and . ESSDERC, page 300-303. IEEE, (2017)Understanding and Modeling Opposite Impacts of Self-Heating on Hot-Carrier Degradation in n- and p-Channel Transistors., , , , , , , , , and 2 other author(s). IRPS, page 6. IEEE, (2022)FinFET stressor efficiency on alternative wafer and channel orientations for the 14 nm node and below., , , , and . ICICDT, page 1-4. IEEE, (2015)Analysis and modeling of a digital CMOS circuit operation and reliability after gate oxide breakdown: a case study., , , , , and . Microelectron. Reliab., 42 (4-5): 555-564 (2002)STI and eSiGe source/drain epitaxy induced stress modeling in 28 nm technology with replacement gate (RMG) process., , , , , , , , and . ESSDERC, page 159-162. IEEE, (2013)Origins and implications of increased channel hot carrier variability in nFinFETs., , , , , , , , , and 11 other author(s). IRPS, page 3. IEEE, (2015)Towards high performance sub-10nm finW bulk FinFET technology., , , , , , , , , and 10 other author(s). ESSDERC, page 131-134. IEEE, (2016)Migrating from planar to FinFET for further CMOS scaling: SOI or bulk?, , , , , , , , , and 9 other author(s). ESSCIRC, page 84-87. IEEE, (2009)Innovations in Transistor Architecture and Device Connectivity for Advanced Logic Scaling., , , , , , , and . ICICDT, page 51-54. IEEE, (2022)