Author of the publication

Binary Access Memory: An optimized lookup table for successive approximation applications.

, , , , and . ISCAS, page 1620-1623. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers., , , , , and . VLSIC, page 32-33. IEEE, (2012)A Noise-Coupled Time-Interleaved Delta-Sigma ADC With 4.2 MHz Bandwidth, -98 dB THD, and 79 dB SNDR., , , , , , and . IEEE J. Solid State Circuits, 43 (12): 2601-2612 (2008)Low-OSR Over-Ranging Hybrid ADC Incorporating Noise-Shaped Two-Step Quantizer., , , , and . IEEE J. Solid State Circuits, 46 (11): 2458-2468 (2011)A 63 dB 16 mW 20 MHz BW double-sampled ΔΣs analog-to-digital converter with an embedded-adder quantizer., , , , , , and . CICC, page 1-4. IEEE, (2010)Binary Access Memory: An optimized lookup table for successive approximation applications., , , , and . ISCAS, page 1620-1623. IEEE, (2011)Low-Latency Superscalar and Small-Code-Size Microcontroller Core for Automotive, Industrial, and PC-Peripheral Applications., , , , , , , , and . IEICE Trans. Electron., 89-C (6): 844-850 (2006)A 76- to 81-GHz Multi-Channel Radar Transceiver., , , , , , and . IEEE J. Solid State Circuits, 52 (9): 2226-2241 (2017)A 0.8 V, 2.6 mW, 88 dB Dual-Channel Audio Delta-Sigma D/A Converter With Headphone Driver., , , , , , , and . IEEE J. Solid State Circuits, 44 (3): 916-927 (2009)A double-sampled low-distortion cascade ΔΣ modulator with an adder/integrator for WLAN application., , , , , , and . CICC, page 1-4. IEEE, (2011)A fine-grain, current mode scheme for VLSI proximity search engine., and . ICCD, page 184-185. IEEE Computer Society, (1998)