Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design-for-test approach of an asynchronous network-on-chip architecture and its associated test pattern generation and application., , , , and . IET Comput. Digit. Tech., 3 (5): 487-500 (2009)Test Solutions for High Density 3D-IC Interconnects - Focus on SRAM-on-Logic Partitioning., , , , , and . ETS, page 1-2. IEEE, (2019)Experimental multiprocessor architecture dedicated for solving 3D PDEs., , , , , and . PDP, page 71-77. IEEE, (1993)IJTAG supported 3D DFT using chiplet-footprints for testing multi-chips active interposer system., , and . ETS, page 1-6. IEEE, (2016)IntAct: A 96-Core Processor With Six Chiplets 3D-Stacked on an Active Interposer With Distributed Interconnects and Integrated Power Management., , , , , , , , , and 18 other author(s). IEEE J. Solid State Circuits, 56 (1): 79-97 (2021)An Ultra Low Power SoC for 2.4GHz IEEE802.15.4 wireless communications., , , , , , , , , and . ESSCIRC, page 426-429. IEEE, (2008)2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm2 Inter-Chiplet Interconnects and 156mW/mm2@ 82%-Peak-Efficiency DC-DC Converters., , , , , , , , , and 18 other author(s). ISSCC, page 46-48. IEEE, (2020)