Author of the publication

2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm2 Inter-Chiplet Interconnects and 156mW/mm2@ 82%-Peak-Efficiency DC-DC Converters.

, , , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 46-48. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization., , , , , , , and . ISLPED, page 121-126. ACM, (2020)A fully integrated power supply unit for fine grain power management application to embedded Low Voltage SRAMs., , , , , , , , and . ESSCIRC, page 138-141. IEEE, (2008)Thermal performance of CoolCube™ monolithic and TSV-based 3D integration processes., , , , , , and . 3DIC, page 1-5. IEEE, (2016)3D NoC using through silicon Via: An asynchronous implementation., , , and . VLSI-SoC, page 232-237. IEEE, (2011)Fast and accurate power annotated simulation: Application to a many-core architecture., , , and . PATMOS, page 191-198. IEEE, (2013)2D to 3D Test Pattern Retargeting Using IEEE P1687 Based 3D DFT Architectures., , , , , and . ISVLSI, page 386-391. IEEE Computer Society, (2014)An Asynchronous Power Aware and Adaptive NoC Based Circuit., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 44 (4): 1167-1177 (2009)Experimental Insights Into Thermal Dissipation in TSV-Based 3-D Integrated Circuits., , , , , , , , , and 6 other author(s). IEEE Des. Test, 33 (3): 21-36 (2016)On-line Power Optimization of Data Flow Multi-Core Architecture Based on Vdd-Hopping for Local Dynamic Voltage and Frequency Scaling., , , and . J. Low Power Electron., 7 (2): 265-273 (2011)WAVES: Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs., , , , and . DATE, page 516-521. IEEE, (2019)