Author of the publication

Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 50 (1): 204-213 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Intelligent NoC with neuro-fuzzy bandwidth regulation for a 51 IP object recognition processor., , , , , , and . CICC, page 1-4. IEEE, (2010)A 22.4 mW competitive fuzzy edge detection processor for volume rendering., , , and . ISCAS, page 1883-1886. IEEE, (2010)A 92mW real-time traffic sign recognition system with robust light and dark adaptation., , , , and . A-SSCC, page 397-400. IEEE, (2011)A 92-mW Real-Time Traffic Sign Recognition System With Robust Illumination Adaptation and Support Vector Machine., , , , , and . IEEE J. Solid State Circuits, 47 (11): 2711-2723 (2012)19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming., , , , , , , , , and 35 other author(s). ISSCC, page 334-335. IEEE, (2014)13.1 A 1Tb 4b/cell NAND Flash Memory with tPROG=2ms, tR=110µs and 1.2Gb/s High-Speed IO Rate., , , , , , , , , and 35 other author(s). ISSCC, page 218-220. IEEE, (2020)Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming., , , , , , , , , and 20 other author(s). IEEE J. Solid State Circuits, 50 (1): 204-213 (2015)A 345mW heterogeneous many-core processor with an intelligent inference engine for robust object recognition., , , , , and . ISSCC, page 332-333. IEEE, (2010)