( en | de | ru )

 

Disambiguation of "Han, Jin-Man"

Author of the publication

copydeleteadd this publication to your clipboard
Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 50 (1): 204-213 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Man-Jung Han

Jong-Man Han

Kyung-Man Han

Man Jin Choi

Sang-jin Han

 

Other publications of authors with the same name

Adaptive multi-pulse program scheme based on tunneling speed classification for next generation multi-bit/cell NAND FLASH., , , , , , , , , and . VLSIC, page 136-137. IEEE, (2012)A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND flash memory., , , , , , , , , and 7 other author(s). VLSIC, page 132-133. IEEE, (2012)A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology., , , , , , , , , and 27 other author(s). ISSCC, page 430-432. IEEE, (2012)A 32-bank 1 Gb self-strobing synchronous DRAM with 1 GByte/s bandwidth., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 31 (11): 1635-1644 (1996)A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technology., , , , , , , , , and 19 other author(s). ISSCC, page 212-213. IEEE, (2011)Session 7 overview: Nonvolatile memory solutions., and . ISSCC, page 128-129. IEEE, (2016)F2: VLSI power-management techniques: Principles and applications., , , , , and . ISSCC, page 502-503. IEEE, (2013)Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming., , , , , , , , , and 20 other author(s). IEEE J. Solid State Circuits, 50 (1): 204-213 (2015)Session 12 overview: Non-volatile memory solutions., and . ISSCC, page 208-209. IEEE, (2013)19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming., , , , , , , , , and 35 other author(s). ISSCC, page 334-335. IEEE, (2014)