( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Dual-Tap Pipelined-Code-Memory Coded-Exposure-Pixel CMOS Image Sensor for Multi-Exposure Single-Frame Computational Imaging.

, , , , , , , , , , , и . ISSCC, стр. 102-104. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hong Xia

Zhigao Xia

Ye Xia

Yingbo Xia

Xia Wu

 

Другие публикации лиц с тем же именем

39 000-Subexposures/s Dual-ADC CMOS Image Sensor With Dual-Tap Coded-Exposure Pixels for Single-Shot HDR and 3-D Computational Imaging., , , , , , , , , и 8 other автор(ы). IEEE J. Solid State Circuits, 58 (11): 3150-3163 (ноября 2023)Efficient and Secure Firmware Update/Rollback Method for Vehicular Devices., , , и . ISPEC, том 11125 из Lecture Notes in Computer Science, стр. 455-467. Springer, (2018)Dual-Tap Pipelined-Code-Memory Coded-Exposure-Pixel CMOS Image Sensor for Multi-Exposure Single-Frame Computational Imaging., , , , , , , , , и 2 other автор(ы). ISSCC, стр. 102-104. IEEE, (2019)Dual-Tap Computational Photography Image Sensor With Per-Pixel Pipelined Digital Memory for Intra-Frame Coded Multi-Exposure., , , , , , , , , и 3 other автор(ы). IEEE J. Solid State Circuits, 54 (11): 3191-3202 (2019)A 39, 000 Subexposures/s CMOS Image Sensor with Dual-tap Coded-exposure Data-memory Pixel for Adaptive Single-shot Computational Imaging., , , , , , , , , и 8 other автор(ы). VLSI Technology and Circuits, стр. 78-79. IEEE, (2022)Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path., , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (4): 619-630 (2015)Design of High-Performance Asynchronous Pipeline Using Synchronizing Logic Gates., , , и . IEICE Trans. Electron., 95-C (8): 1434-1443 (2012)Dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit., , , и . ISCAS, стр. 3017-3020. IEEE, (2012)