( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Development and Product Reliability Characterization of Advanced High Speed 14nm DDR5 DRAM with On-die ECC.

, , , , , , , , и . IRPS, стр. 1-4. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ki-s Kim

Nam-h Kim

Nam-h Kim

Horst S H Seifert

Cyrano S H Bergmann

 

Другие публикации лиц с тем же именем

Transistor Reliability Characterization for Advanced DRAM with HK+MG & EUV process technology., , , , , , , , и . IRPS, стр. 6. IEEE, (2022)Real-Time MPEG-2 Video Codec System Using Multiple Digital Signal Processors., , , , , и . Multimedia Tools Appl., 11 (2): 197-214 (2000)Measurement of the neutrino velocity with the OPERA detector in the CNGS beam, , , , , , , , , и 165 other автор(ы). (2011)cite arxiv:1109.4897.Position and vibration control of a flexible robot manipulator using hybrid controller., , , и . Robotics Auton. Syst., 28 (1): 31-41 (1999)Development and Product Reliability Characterization of Advanced High Speed 14nm DDR5 DRAM with On-die ECC., , , , , , , , и . IRPS, стр. 1-4. IEEE, (2023)Reliability Characterization of HBM featuring $HK+MG$ Logic Chip with Multi-stacked DRAMs., , , , , , , , и . IRPS, стр. 1-7. IEEE, (2023)Accelerating Deep Neural Network Computation on a Low Power Reconfigurable Architecture., , , , , , , и . ISCAS, стр. 1-5. IEEE, (2020)Ongoing Evolution of DRAM Scaling via Third Dimension -Vertically Stacked DRAM -., , , , , , , , , и 16 other автор(ы). VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)Improvement of picture quality of high Xe content plasma display panels based on facing discharge suppression., , , и . Displays, 28 (2): 74-80 (2007)Influence of wall charge distribution on time lag of address discharge in AC plasma display panels., , , , , и . Displays, 29 (3): 195-201 (2008)