Author of the publication

A 1-16-Gb/s Wide-Range Clock/Data Recovery Circuit With a Bidirectional Frequency Detector.

, and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (8): 487-491 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A low-input-swing AC-DC voltage multiplier using Schottky diodes., and . A-SSCC, page 245-248. IEEE, (2014)A 0.43pJ/bit true random number generator., , and . A-SSCC, page 33-36. IEEE, (2014)A 2.4-GHz Frequency-Drift-Compensated Phase-Locked Loop With 2.43 ppm/°C Temperature Coefficient., and . IEEE Trans. Very Large Scale Integr. Syst., 27 (3): 501-510 (2019)A PVT-Tolerant MDLL Using a Frequency Calibrator and a Voltage Monitor., and . IEEE Trans. Very Large Scale Integr. Syst., 27 (11): 2698-2702 (2019)A 1.5 GHz phase-locked loop with leakage current suppression in 65 nm CMOS., and . IET Circuits Devices Syst., 3 (6): 350-358 (2009)Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1-bit programmable capacitor array., and . IET Circuits Devices Syst., 2 (3): 306-316 (2008)A 1.6-GHz DPLL Using Feedforward Phase-Error Cancellation., and . IEEE J. Solid State Circuits, 58 (3): 806-816 (March 2023)Analysis of on-chip spiral inductors using the distributed capacitance model., , and . IEEE J. Solid State Circuits, 38 (6): 1040-1044 (2003)Low-power clock-deskew buffer for high-speed digital circuits., , and . IEEE J. Solid State Circuits, 34 (4): 554-558 (1999)A 155.52 mbps-3.125 gbps continuous-rate clock and data recovery circuit., , , , and . IEEE J. Solid State Circuits, 41 (6): 1380-1390 (2006)