( en | de | ru )

 

Disambiguation of "Kim, Chulwoo"

Author of the publication

copydeleteadd this publication to your clipboard
Jaguar: A Compiler Infrastructure for Java Reconfigurable Computing.

, , and . ICESS, volume 3820 of Lecture Notes in Computer Science, page 386-397. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Kim Gerber

Bongcheol Kim

Youngsang Kim

Ryong Kim

 

Other publications of authors with the same name

A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC., , , , , and . ISSCC, page 184-595. IEEE, (2007)An on-chip soft-start technique of current-mode DC-DC converter for biomedical applications., , , and . APCCAS, page 500-503. IEEE, (2010)A 32 Gb/s Rx only equalization transceiver with 1-tap speculative FIR and 2-tap direct IIR DFE., , , and . VLSI Circuits, page 1-2. IEEE, (2016)A New Energy x Delay-Aware Flip-Flop., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (6): 1552-1557 (2006)A 1-V 10-Gb/s/pin Single-Ended Transceiver With Controllable Active-Inductor-Based Driver and Adaptively Calibrated Cascaded-Equalizer for Post-LPDDR4 Interfaces., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (1): 331-342 (2018)A Single-Inductor Eight-Channel Output DC-DC Converter With Time-Limited Power Distribution Control and Single Shared Hysteresis Comparator., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (12): 3354-3367 (2013)A 1-mW Solar-Energy-Harvesting Circuit Using an Adaptive MPPT With a SAR and a Counter., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (6): 331-335 (2013)A 2-Gb/s/ch Data-Dependent Swing-Limited On-Chip Signaling for Single-Ended Global I/O in SDRAM., , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (10): 1207-1211 (2017)A 7.5-Gb/s Referenceless Transceiver With Adaptive Equalization and Bandwidth-Shifting Technique for Ultrahigh-Definition Television in a 0.13- µm CMOS Process., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (11): 865-869 (2014)A 140-Mb/s to 1.82-Gb/s Continuous-Rate Embedded Clock Receiver for Flat-Panel Displays., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (10): 773-777 (2009)