( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Indirect performance sensing for on-chip analog self-healing via Bayesian model fusion.

, , , , , , , , , , , , , и . CICC, стр. 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Zviel Friedman

Alexander Friedman

Ariell Friedman

Michel Friedman

Daniel J Schad

 

Другие публикации лиц с тем же именем

A wide tuning range (1 GHz-to-15 GHz) fractional-N all-digital PLL in 45nm SOI., , , , и . CICC, стр. 431-434. IEEE, (2008)7.2 A 28GHz 32-element phased-array transceiver IC with concurrent dual polarized beams and 1.4 degree beam-steering resolution for 5G communication., , , , , , , , , и 10 other автор(ы). ISSCC, стр. 128-129. IEEE, (2017)SiGe BiCMOS integrated circuits for high-speed serial communication links., , , , , , , , , и 2 other автор(ы). IBM J. Res. Dev., 47 (2-3): 259-282 (2003)A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology., , , , , , , , , и 5 other автор(ы). IEEE J. Solid State Circuits, 41 (12): 2885-2900 (2006)A 0.18-μm SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems., , , , и . IEEE J. Solid State Circuits, 38 (12): 2147-2154 (2003)An Integral Path Self-Calibration Scheme for a Dual-Loop PLL., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 48 (4): 996-1008 (2013)A 1.8 pJ/bit 16×16Gb/s Source-Synchronous Parallel Interface in 32 nm SOI CMOS with Receiver Redundancy for Link Recalibration., , , , , , , , , и . IEEE J. Solid State Circuits, 51 (8): 1744-1755 (2016)Indirect Performance Sensing for On-Chip Self-Healing of Analog and RF Circuits., , , , , , , , , и 4 other автор(ы). IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (8): 2243-2252 (2014)Ultra-low-power analog design.. ISSCC, стр. 526-527. IEEE, (2017)All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs., , , и . ISSCC, стр. 176-595. IEEE, (2007)