( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Accuracy of Quasi-Monte Carlo technique in failure probability estimations.

, , , , и . ICICDT, стр. 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dimitrios Karantonis

Dimitrios Koulousakis

Dimitrios Repantis

Dimitrios Parashu

Dimitrios Papasotiriou

 

Другие публикации лиц с тем же именем

Trading Fault-Masking with Performance Overhead for FPGAs., и . ARCS Workshops, VDE-Verlag, (2011)Accuracy of Quasi-Monte Carlo technique in failure probability estimations., , , , и . ICICDT, стр. 1-4. IEEE, (2016)Understanding timing impact of BTI/RTN with massively threaded atomistic transient simulations., , , , и . ICICDT, стр. 1-4. IEEE, (2014)On the implementation of a baseband processor for a portable dual mode DECT/GSM terminal., , , и . ISCAS (4), стр. 334-337. IEEE, (2001)A reusable IP FFT core for DSP applications., , , , , , и . ISCAS (3), стр. 621-624. IEEE, (2004)Memory power optimization of hardware implementations of multimedia applications onto FPGA platforms., , и . J. Embed. Comput., 1 (3): 353-362 (2005)A Framework for Interconnection-Aware Domain-Specific Many-Accelerator Synthesis., , , , и . ACM Trans. Embed. Comput. Syst., 16 (1): 8:1-8:26 (2016)A Methodology for Alleviating the Performance Degradation of TMR Solutions., и . IEEE Embed. Syst. Lett., 2 (4): 111-114 (2010)Systematic methodology for designing low power direct digital frequency synthesisers., , , и . IET Circuits Devices Syst., 1 (4): 293-304 (2007)A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 14 (3): 279-291 (2006)