( en | de | ru )

 

Disambiguation of "Shen, Shan"

Author of the publication

copydeleteadd this publication to your clipboard
A Timing Yield Model for SRAM Cells at Sub/Near-Threshold Voltages Based on a Compact Drain Current Model.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (4): 1223-1234 (April 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shan-Shan Zhan

Jiening Shan

Yunsheng Shan

Jianfeng Shan

Yao Shan

 

Other publications of authors with the same name

Evaluation of the effective connectivity of supplementary motor areas during motor imagery using Granger causality mapping., , , , and . NeuroImage, 47 (4): 1844-1853 (2009)MRI fuzzy segmentation of brain tissue using neighborhood attraction with neural-network optimization., , , and . IEEE Trans. Inf. Technol. Biomed., 9 (3): 459-467 (2005)TYMER: A Yield-based Performance Model for Timing-speculation SRAM., , , , , and . DAC, page 1-6. IEEE, (2020)Cortical activation during executed, imagined, observed, and passive wrist movements in healthy volunteers and stroke patients., , , and . NeuroImage, 62 (1): 266-280 (2012)Lowering the Hit Latencies of Low Voltage Caches Based on the Cross-Sensing Timing Speculation SRAM., , , , and . IEEE Access, (2019)Detecting the phase behavior on cache performance using the reuse distance vectors., , , and . J. Syst. Archit., (2018)A Single-Ended Offset-Canceling Sense Amplifier Enabling Wide-Voltage Operations., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1139-1143 (March 2023)TS Cache: A Fast Cache with Timing-speculation Mechanism Under Low Supply Voltages., , , , , , and . CoRR, (2019)A Timing Yield Model for SRAM Cells in Sub/Near-threshold Voltages Based on A Compact Drain Current Model., , , and . CoRR, (2022)A Timing Yield Model for SRAM Cells at Sub/Near-Threshold Voltages Based on a Compact Drain Current Model., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (4): 1223-1234 (April 2023)