Author of the publication

Auto-ViT-Acc: An FPGA-Aware Automatic Acceleration Framework for Vision Transformer with Mixed-Scheme Quantization.

, , , , , , , , , , , and . FPL, page 109-116. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Incremental Placement Flow for Advanced FPGAs With Timing Awareness., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (9): 3092-3103 (2022)Invited: Algorithm-Software-Hardware Co-Design for Deep Learning Acceleration., , , , and . DAC, page 1-4. IEEE, (2023)TAAS: a timing-aware analytical strategy for AQFP-capable placement automation., , , , , , and . DAC, page 1321-1326. ACM, (2022)FPGA-aware automatic acceleration framework for vision transformer with mixed-scheme quantization: late breaking results., , , , , , , , , and 2 other author(s). DAC, page 1394-1395. ACM, (2022)Late Breaking Results: An Analytical Timing-Driven Placer for Heterogeneous FPGAs*., , , , , and . DAC, page 1-2. IEEE, (2020)Machine Learning Across Network-Connected FPGAs., , , , , and . HPEC, page 1-7. IEEE, (2023)Hardware-efficient stochastic rounding unit design for DNN training: late breaking results., , , , , , , , , and 2 other author(s). DAC, page 1396-1397. ACM, (2022)A Life-Cycle Energy and Inventory Analysis of Adiabatic Quantum-Flux-Parametron Circuits., , , , , , , and . CoRR, (2023)SupeRBNN: Randomized Binary Neural Network Using Adiabatic Superconductor Josephson Devices., , , , , , , , , and 1 other author(s). MICRO, page 584-598. ACM, (2023)ESRU: Extremely Low-Bit and Hardware-Efficient Stochastic Rounding Unit Design for Low-Bit DNN Training., , , , , , , , , and 2 other author(s). DATE, page 1-6. IEEE, (2023)