( en | de | ru )

 

Disambiguation of "Lotfi-Kamran, Pejman"

Author of the publication

copydeleteadd this publication to your clipboard
A UML Based System Level Failure Rate Assessment Technique for SoC Designs.

, , , and . VTS, page 243-248. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lotfollah Pejman

Pejman Boorboor

Ramin Lotfi

Pantea Pejman

Pejman Attar

 

Other publications of authors with the same name

ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning., , , and . CoRR, (2018)TED+: a data structure for microprocessor verification., , , , and . ASP-DAC, page 567-572. ACM Press, (2005)AxBench: A Benchmark Suite for Approximate Computing Across the System Stack, , , and . (2016)Scale-Out Processors & Energy Efficiency., , , , and . CoRR, (2018)Die-Stacked DRAM: Memory, Cache, or MemCache?, , , and . CoRR, (2018)EDXY - A low cost congestion-aware routing algorithm for network-on-chips., , , , and . J. Syst. Archit., 56 (7): 256-264 (2010)An Efficient Temporal Data Prefetcher for L1 Caches., , and . IEEE Comput. Archit. Lett., 16 (2): 99-102 (2017)Chapter Three - Temporal prefetching., and . Adv. Comput., (2022)Optimizing Data-Center TCO with Scale-Out Processors., , , , , and . IEEE Micro, 32 (5): 52-63 (2012)A UML Based System Level Failure Rate Assessment Technique for SoC Designs., , , and . VTS, page 243-248. IEEE Computer Society, (2007)