( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Analysis and Mitigation of Coupling-Dependent Data Flipping in Wireless Power and Data Transfer System.

, , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 5182-5193 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yoriko Sakurai

Kaneaki Sakurai

Takayasu Shimizu

Miriam Takayasu

 

Другие публикации лиц с тем же именем

Large Within-Die Gate Delay Variations in Sub-Threshold Logic Circuits at Low Temperature., , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 918-921 (2012)A 25-mV-Sensitivity 2-Gb/s Optimum-Logic-Threshold Capacitive-Coupling Receiver for Wireless Wafer Probing Systems., , и . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (9): 709-713 (2009)A 1.76 mW, 100 Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS., , , и . IEICE Trans. Electron., 93-C (6): 796-802 (2010)A 100 Mbps, 4.1 pJ/bit Threshold Detection-Based Impulse Radio UWB Transceiver in 90 nm CMOS., , , , , , , и . IEICE Trans. Electron., 92-C (6): 769-776 (2009)Difficulty of Power Supply Voltage Scaling in Large Scale Subthreshold Logic Circuits., , , , , , и . IEICE Trans. Electron., 93-C (3): 332-339 (2010)Design and Analysis of Ultra-Low Power Glitch-Free Programmable Voltage Detector Based on Multiple Voltage Copier., , , , , и . IEICE Trans. Electron., 100-C (4): 349-358 (2017)Power Supply Voltage Dependence of Within-Die Delay Variation of Regular Manual Layout and Irregular Place-and-Route Layout., , , , и . IEICE Trans. Electron., 94-C (6): 1072-1075 (2011)Increase of Crosstalk Noise Due to Imbalanced Threshold Voltage Between nMOS and pMOS in Subthreshold Logic Circuits., , , , , и . IEEE J. Solid State Circuits, 48 (8): 1986-1994 (2013)Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits., , , и . IEEE J. Solid State Circuits, 49 (2): 536-544 (2014)An 11-nW CMOS Temperature-to-Digital Converter Utilizing Sub-Threshold Current at Sub-Thermal Drain Voltage., , , и . IEEE J. Solid State Circuits, 54 (3): 613-622 (2019)