Author of the publication

A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms.

, , , , , , and . DAC, page 549-554. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming., , and . CODES+ISSS, page 267-276. ACM, (2010)Low Power Correlating Caches for Network Processors., and . J. Low Power Electron., 1 (2): 108-118 (2005)A Case for Clumsy Packet Processors., and . MICRO, page 147-156. IEEE Computer Society, (2004)Evaluating the Effects of FeFET Device Variability on Charge Sharing Based AiMC Accelerator., , , , , and . ISCAS, page 1-5. IEEE, (2023)Sequential 3D: Key integration challenges and opportunities for advanced semiconductor scaling., , , , , , , , , and 15 other author(s). ICICDT, page 145-148. IEEE, (2018)Dynamic Quantization Range Control for Analog-in-Memory Neural Networks Acceleration., , , , , , , , , and 2 other author(s). ACM Trans. Design Autom. Electr. Syst., 27 (5): 46:1-46:21 (2022)A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms., , , , , , and . DAC, page 549-554. ACM, (2010)Tiny ci-SAR A/D Converter for Deep Neural Networks in Analog in-Memory Computation., , , , and . ISCAS, page 1823-1827. IEEE, (2022)Load elimination for low-power embedded processors., , and . ACM Great Lakes Symposium on VLSI, page 282-285. ACM, (2005)Noise tolerant ternary weight deep neural networks for analog in-memory inference., , , , , , , and . IJCNN, page 1-8. IEEE, (2021)