( en | de | ru )

 

Disambiguation of "Kanaya, Hiroyuki"

Author of the publication

copydeleteadd this publication to your clipboard
A 76-mm2 8-Mb chain ferroelectric memory.

, , , , , , , , , , , , and . IEEE J. Solid State Circuits, 36 (11): 1713-1720 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroyuki Tan

Hiroyuki Kobayashi

Hiroyuki Okamuro

Hiroyuki Isobe

Hiroyuki Takada

 

Other publications of authors with the same name

A 76-mm2 8-Mb chain ferroelectric memory., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 36 (11): 1713-1720 (2001)Microscopic Modeling of MgO Barrier Degradation Due to Interface Oxygen Frenkel Defects in Scaled MTJ Toward High-Density STT-MRAM., , , , , , , , , and 3 other author(s). IRPS, page 10. IEEE, (2024)A Scalable Shield-Bitline-Overdrive Technique for Sub-1.5 V Chain FeRAMs., , , , , , , , , and 9 other author(s). IEEE J. Solid State Circuits, 46 (9): 2171-2179 (2011)A 1.6GB/s DDR2 128Mb chain FeRAM with scalable octal bitline and sensing schemes., , , , , , , , , and 23 other author(s). ISSCC, page 464-465. IEEE, (2009)A scalable shield-bitline-overdrive technique for 1.3V Chain FeRAM., , , , , , , , , and 9 other author(s). ISSCC, page 262-263. IEEE, (2010)A 1.6 GB/s DDR2 128 Mb Chain FeRAM With Scalable Octal Bitline and Sensing Schemes., , , , , , , , , and 23 other author(s). IEEE J. Solid State Circuits, 45 (1): 142-152 (2010)