Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

19.1 A 0.5-to-9.5GHz 1.2µs-lock-time fractional-N DPLL with ±1.25% UI period jitter in 16nm CMOS for dynamic frequency and core-count scaling in SoC.

F. Ahmad, G. Unruh, A. Iyer, P. Su, S. Abdalla, B. Shen, M. Chambers, and I. Fujimori. ISSCC, page 324-325. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sherif Youssef Sherif

Enan Sherif

Sherif Yusuf

Abdalla Ahmed Abdalla Elmahmudi

Yehia Sherif

Other publications of authors with the same name

A 0.5-9.5-GHz, 1.2-µs Lock-Time Fractional-N DPLL With ±1.25%UI Period Jitter in 16-nm CMOS for Dynamic Frequency and Core-Count Scaling.F. Ahmad, G. Unruh, A. Iyer, P. Su, S. Abdalla, B. Shen, M. Chambers, and I. Fujimori. IEEE J. Solid State Circuits, 52 (1): 21-32 (2017)A Fully Integrated 4 × 10-Gb/s DWDM Optoelectronic Transceiver Implemented in a Standard 0.13 µm CMOS SOI Technology.A. Narasimha, B. Analui, Y. Liang, T. Sleboda, S. Abdalla, E. Balmater, S. Gloeckner, D. Guckenberger, M. Harrison, R. Koumans and 5 other author(s). IEEE J. Solid State Circuits, 42 (12): 2736-2744 (2007)19.1 A 0.5-to-9.5GHz 1.2µs-lock-time fractional-N DPLL with ±1.25% UI period jitter in 16nm CMOS for dynamic frequency and core-count scaling in SoC.F. Ahmad, G. Unruh, A. Iyer, P. Su, S. Abdalla, B. Shen, M. Chambers, and I. Fujimori. ISSCC, page 324-325. IEEE, (2016)10Gb/s 15mW optical receiver with integrated Germanium photodetector and hybrid inductor peaking in 0.13µm SOI CMOS technology.D. Kucharski, D. Guckenberger, G. Masini, S. Abdalla, J. Witzens, and S. Sahni. ISSCC, page 360-361. IEEE, (2010)

BibSonomy

Disambiguation of "Abdalla, Sherif"

Please choose a person to relate this publication to

Sherif Youssef Sherif

Enan Sherif

Sherif Yusuf

Abdalla Ahmed Abdalla Elmahmudi

Yehia Sherif

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Abdalla, Sherif"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML 19.1 A 0.5-to-9.5GHz 1.2µs-lock-time fractional-N DPLL with ±1.25% UI period jitter in 16nm CMOS for dynamic frequency and core-count scaling in SoC.

Please choose a person to relate this publication to

Sherif Youssef Sherif

Enan Sherif

Sherif Yusuf

Abdalla Ahmed Abdalla Elmahmudi

Yehia Sherif

Other publications of authors with the same name

Disambiguation