( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT.

, , , , и . ISCAS (5), стр. 5190-5193. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Walid Shehab Chihab

Matei Chihaia

Cristian Ionuţ Chihaia

Houssem-Eddine Chihoub

Ping-I Chih

 

Другие публикации лиц с тем же именем

iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor., , , , и . DAC, стр. 90-95. ACM, (2008)Memory Efficient JPEG 2000 Architecture With Stripe Pipeline Scheduling., , , и . IEEE Trans. Signal Process., 54 (12): 4807-4816 (2006)iVisual: An Intelligent Visual Sensor SoC With 2790 fps CMOS Image Sensor and 205 GOPS/W Vision Processor., , , и . IEEE J. Solid State Circuits, 44 (1): 127-135 (2009)Precompression Quality-Control Algorithm for JPEG 2000., , , , и . IEEE Trans. Image Processing, 15 (11): 3279-3293 (2006)124 MSamples/s Pixel-Pipelined Motion-JPEG 2000 Codec Without Tile Memory., , , , и . IEEE Trans. Circuits Syst. Video Techn., 17 (4): 398-406 (2007)On-Chip Memory Optimization Scheme for VLSI Implementation of Line-Based Two-Dimentional Discrete Wavelet Transform., , , , и . IEEE Trans. Circuits Syst. Video Techn., 17 (7): 814-822 (2007)Design and Implementation of JPEG 2000 Codec with Bit-Plane Scalable Architecture., , , , и . SiPS, стр. 428-433. IEEE, (2006)Multimode Embedded Compression Codec Engine for Power-Aware Video Coding System., , и . IEEE Trans. Circuits Syst. Video Techn., 19 (2): 141-150 (2009)Application Layer Error Correction Scheme for Video Header Protection on Wireless Network., , , , , и . ISM, стр. 499-505. IEEE Computer Society, (2005)Scalable Rate-Distortion-Computation Hardware Accelerator for MCTF and ME., , , и . ICME, стр. 365-368. IEEE Computer Society, (2006)