( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Performance Evaluation of a 3D-Stencil Library for Distributed Memory Array Accelerators.

, , , и . IEICE Trans. Inf. Syst., 98-D (12): 2141-2149 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Satoko Yamazaki

Shinya Sato

Shinya Minegishi

Noboru Yamazaki

Asuka Yamazaki

 

Другие публикации лиц с тем же именем

BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 53 (4): 983-994 (2018)Cachet: Low-Overhead Integrity Verification on Metadata Cache in Secure Nonvolatile Memory Systems., и . IEEE Micro, 44 (1): 38-48 (января 2024)Protocomputing Architecture over a Digital Medium Aiming at Real-Time Video Processing., , , , , и . Complex., (2018)Accelerating Decision Tree Ensemble with Guided Branch Approximation., и . HEART, стр. 24-32. ACM, (2022)Towards a Low-Power Accelerator of Many FPGAs for Stencil Computations., , и . ICNC, стр. 343-349. IEEE Computer Society, (2012)FPGA implementation of edge-guided pattern generation for motion-vector estimation of textureless objects., , , , , и . FPL, стр. 1. IEEE, (2017)Ultrasmall: The smallest MIPS soft processor., , , , и . FPL, стр. 1-4. IEEE, (2014)flipSyrup: Cycle-accurate hardware simulation framework on abstract FPGA platforms., и . FPL, стр. 1-4. IEEE, (2014)A Tree-Based Checkpointing Architecture for the Dependability of FPGA Computing., , , и . IEICE Trans. Inf. Syst., 101-D (2): 288-302 (2018)MP-GELU Bayesian Neural Networks: Moment Propagation by GELU Nonlinearity., и . CoRR, (2022)