( en | de | ru )

 

Disambiguation of "Hoshino, Hiroaki"

Author of the publication

copydeleteadd this publication to your clipboard
Correction to Ä 2 Gb/s Throughput CMOS Transceiver Chipset With In-Package Antenna for 60 GHz Short-Range Wireless Communication".

, , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 48 (6): 1540 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroaki Kobayashi

Ayako Hoshino

Hiroaki Tanaka

Kunio Hoshino

Masaaki Hoshino

 

Other publications of authors with the same name

A 77 GHz 90 nm CMOS Transceiver for FMCW Radar Applications., , , , , and . IEEE J. Solid State Circuits, 45 (4): 928-937 (2010)Dynamic Hybrid Type Mining in an Intelligent e-Government Model., and . Web Intelligence/IAT Workshops, page 26-30. IEEE Computer Society, (2007)A 60-GHz Phase-Locked Loop with Inductor-Less Wide Operation Range Prescaler in 90-nm CMOS., , , , , and . IEICE Trans. Electron., 92-C (6): 785-791 (2009)A 60-GHz CMOS Receiver Front-End With Frequency Synthesizer., , , , , , , and . IEEE J. Solid State Circuits, 43 (4): 1030-1037 (2008)A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS., , , , , and . ESSCIRC, page 472-475. IEEE, (2007)20.4 A fully integrated single-chip 60GHz CMOS transceiver with scalable power consumption for proximity wireless communication., , , , , , , , , and 10 other author(s). ISSCC, page 348-349. IEEE, (2014)Modelling and optimization of on-chip spiral inductor in S-parameter domain., , and . ISCAS (5), page 153-156. IEEE, (2004)Correction to Ä 2 Gb/s Throughput CMOS Transceiver Chipset With In-Package Antenna for 60 GHz Short-Range Wireless Communication"., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 48 (6): 1540 (2013)An 802.11ax 4×4 spectrum-efficient WLAN AP transceiver SoC supporting 1024QAM with frequency-dependent IQ calibration and integrated interference analyzer., , , , , , , , , and 43 other author(s). ISSCC, page 442-444. IEEE, (2018)A 2Gb/s-throughput CMOS transceiver chipset with in-package antenna for 60GHz short-range wireless communication., , , , , , , , , and 4 other author(s). ISSCC, page 266-268. IEEE, (2012)