Author of the publication

Ultra low-voltage floating-gate transconductance amplifier with tunable gain and linearity.

, , and . ISCAS, page 343-346. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Extreme low-voltage floating-gate CMOS transconductance amplifier., , , , and . ISCAS (1), page 37-40. IEEE, (2001)Exploiting hyperbolic functions to increase linearity in low-voltage floating-gate transconductance amplifiers., , , , and . ISCAS (1), page 345-348. IEEE, (2003)Exploiting sinh and tanh shaped ultra low-voltage floating-gate transconductance amplifiers to reduce harmonic distortion., , , and . ISCAS (4), page 838-841. IEEE, (2001)A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic., , , , and . ICECS, page 579-582. IEEE, (2002)Novel recharge semi-floating-gate CMOS logic for multiple-valued systems., , , and . ISCAS (5), page 193-196. IEEE, (2003)Neuromorphic analog communication., , , and . ICNN, page 920-925. IEEE, (1996)A novel floating-gate multiple-valued signal to binary signal converter., , , and . ICECS, page 575-578. IEEE, (2002)A 0.3 V floating-gate differential amplifier input stage with tunable gain., , , , and . ICECS, page 413-416. IEEE, (2001)A novel floating-gate multiple-valued CMOS full-adder., , , , and . ISCAS (1), page 877-880. IEEE, (2002)Delta-sigma modulators using frequency-modulated intermediate values., , , and . IEEE J. Solid State Circuits, 32 (1): 13-22 (1997)